Electronic Circuits and electronic circuits, electronic schematics plus an extensive resource for hobbyists, inventors and engineers

DiscoverCircuits.com, has 45,000+ electronic circuits, cross-referenced into 500+ categories.
We have searched the web to help you find quick solutions & design ideas.

Got Designs?
Please eMail
if you want me to link to and/or post your original design
NOTE:  We make every effort to link to original material posted by the designer. 
Please contact us if our link is not to your site!  Thanks.

Clock Circuits
Clocks:   #-A      B-C      D-G       H-O      P-S      T-Z


Last Updated on: Wednesday, June 02, 2021 04:22 AM

Circuits Designed by Dave Johnson, P.E. :

Divide a TTL Clock Signal by 1.5 -  Two inexpensive ICs divide a TTL clock signal by 1. 5. By following the circuit with another flip/flop, you could also generate a divide by three function . . . [Hobby Circuit designed by David Johnson P.E.,  07/06/00]

 

Divide By 1.5 Counter -  Two inexpensive ICs divide a TTL clock signal by 1. 5. By following the circuit with another flip/flop, you could also generate a divide by three function . . . [Circuit by David Johnson P.E.,  07/06/00]

Front Desk Service Beeper -  This device functions like a lobby desk service request bell. A short beep is sounded whenever the large pushbutton on top of the device is pressed. Once pressed, the device will not make another beep until at least 2 minutes of time has elapsed . . . [Hobby Circuit designed by David A. Johnson P.E.,  09/25/05]

 

Garage Door Timer -  The circuit below is designed to automatically close a garage door, if it was left open for a long period of time. A reed relay and magnet combination sense when the door is fully open. An ultra low power voltage comparator oscillator and two 74HC4040 ICs are used to generate the time delay . . . [Circuit by Dave Johnson P.E.,  05/15/11]

 

Links to electronic circuits, electronic schematics and designs for engineers, hobbyists, students & inventors:

 

Divide a TTL Clock Signal by 1.5 -  Two inexpensive ICs divide a TTL clock signal by 1. 5. By following the circuit with another flip/flop, you could also generate a divide by three function . . . [Hobby Circuit designed by David Johnson P.E.,  07/06/00]

 

Divide By 1.5 Counter -  Two inexpensive ICs divide a TTL clock signal by 1. 5. By following the circuit with another flip/flop, you could also generate a divide by three function . . . [Circuit by David Johnson P.E.,  07/06/00]

Don't let slow sLow down the system -  08/17/98 EDN Design Idea   (Several designs found on this page, please scroll to find this one)  A combinatorial function with a propagation delay greater than the system clock period does not necessarily prevent a design from operating at frequency. By taking advantage of arrival times or carefully using wait states, a design can give the combinatorial circuit sufficient time to settle before sampling the output, thereby allowing the remaining logic to operate at frequency. . . .  [by Kevin Skahill, Cypress Semiconductor, San Jose, CA]

Dynamic Clock Provides for Zero Wait States -  03/27/97 EDN Design Idea   The clock controller in Figure 1, which you can implement in a PLD, dynamically manipulates the timing of synchronous FIFO clock and control signals to provide for zero-wait-state accesses. These zero wait states would be otherwi. . .  [by Mike Nelson, Polaris Communications Inc, Portland, OR]

 

Edge detector runs off of single supply -  12/04/97 EDN Design Idea   You can use a single-supply circuit to generate a pulse on both the rising and the falling edges of a signal for use with counters or similar devices that require only a rising edge to trigger (Figure 1a). R1 and C1form a differ. . .  [by Joe Meloche, Ingersoll-Rand Fluid Products Division, Bryan, OH]

 

Exclusive 2.5 GHz Frequency Counter with Blue 2x16 LCD display -  This project explain a very powerful frequency counter which has many useful software functions.
The software can add or subtract 3 different IF frequencies (±455 kHz , ±10. 7 MHz and ±21. 4 MHz). You have also two level of resolutions, 1kHz and 100Hz. The main oscillator can be on-board 13MHz or external 10 MHz. The counter data can easy be transmitted to computer with RS232 cable (software below)  The construction is extremely simple and the unit is very small. This project comes in a KIT version, se more details below. . . .  [can't find owner's name on website]

 

Fail-Safe Monitoring & Clock Frequency Switching using the PIC16f684 -  Application Note Published 16-Dec-03. . .  [Microchip]

 

 

Front Desk Service Beeper -  This device functions like a lobby desk service request bell. A short beep is sounded whenever the large pushbutton on top of the device is pressed. Once pressed, the device will not make another beep until at least 2 minutes of time has elapsed . . . [Hobby Circuit designed by David A. Johnson P.E.,  09/25/05]

 

Garage Door Timer -  The circuit below is designed to automatically close a garage door, if it was left open for a long period of time. A reed relay and magnet combination sense when the door is fully open. An ultra low power voltage comparator oscillator and two 74HC4040 ICs are used to generate the time delay . . . [Circuit by Dave Johnson P.E.,  05/15/11]

 

Garden Timer with Remote control -  Few years ago we control the lights in the garden with a automatic-timer-switch, very nice but when the evening gets longer or shorter we had to adapt the timer each week. In that time I came in contact with programming microprocessors so my first project was born. The first garden timer was a simple 1 output. The timing was controlled by the PIC and every month I had to change the minutes. So back to the table and design the second garden timer able to control 3 relays, left, mid and right side of the garden. It provided also 4 modes: – always off – always on – from dusk to dawn – from dusk to timer and the timing was dedicated to a RTC DS1307. . . . 

 

Gated clock has duty-cycle control -  08/17/00 EDN Design Idea   The circuit in Figure 1 produces clock pulses with variable duty cycle from a gated clock. The output of the circuit, pulse, is always 180° out of phase with the clock input. When the delay-logic elements, IC5 and IC7, have the s. . .  [by Paul Kemp, University of Colorado, Colorado Springs, CO]

 

 

Generating Multiple Clock Outputs from the AD9540 -  AN-769 Analog Devices App Note. . . 

 

Giant nixie clock -  . . .  [Written by Hans Summers]

 

<<<< Previous   PAGE   Next >>>>


Clocks:   #-A      B-C      D-G       H-O      P-S      T-Z


HOME Schematics Index Hobby Corner Dave's Circuits Contact Info
Imagineering Ezine Dave Johnson & Associates Faraday Touch Switches


 About Us   |  Advertise on DiscoverCircuits.com   |   Report Broken Links  |    Link to DiscoverCircuits.com  |    Privacy Policy

Copyright  January, 1998 - June, 2021     David A. Johnson  All Rights reserved. 
 Linking is ALLOWED but COPYING any content or graphics to your web site is EXPRESSLY PROHIBITED.